A Transformer model that preserves logical equivalence
Optimize logic circuits by minimizing their size while preserving logical equivalence. Provide a logic circuit in Aiger format with up to 8 inputs and 2 outputs, and specify the number of Monte-Car...

반응 (1)
비슷한 프로덕트
설명이 비슷한 순
Symbolic Circuit Distillation
github.comprove program to LLM circuit equivalence
zkGolf
zk.golfCompetitive optimization of formally verified circuits
Curated Transformers
github.comPyTorch LLMs with less code duplication
Duplicate 3 layers in a 24B LLM
github.comlogical deduction .22→.76. No training